|
|
|||
|
||||
OverviewThis book describes fault tolerance techniques based on software and hardware to create hybrid techniques. They are able to reduce overall performance degradation and increase error detection when associated with applications implemented in embedded processors. Coverage begins with an extensive discussion of the current state-of-the-art in fault tolerance techniques. The authors then discuss the best trade-off between software-based and hardware-based techniques and introduce novel hybrid techniques. Proposed techniques increase existing fault detection rates up to 100%, while maintaining low performance overheads in area and application execution time. Full Product DetailsAuthor: José Rodrigo Azambuja , Fernanda Kastensmidt , Jürgen BeckerPublisher: Springer International Publishing AG Imprint: Springer International Publishing AG Edition: Softcover reprint of the original 1st ed. 2014 Dimensions: Width: 15.50cm , Height: 0.60cm , Length: 23.50cm Weight: 1.825kg ISBN: 9783319359977ISBN 10: 3319359975 Pages: 94 Publication Date: 10 September 2016 Audience: Professional and scholarly , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: In Print This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us. Table of ContentsIntroduction.- Background.- Fault Tolerance Techniques for Processors.- Proposed Techniques to Detect Transient Faults in Processors.- Simulation Fault Injection Experimental Results.- Configuration Bitstream Fault Injection Experimental Results.- Radiation Experimental Results.- Conclusions and Future Work.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |
||||