|
|
|||
|
||||
OverviewToday's electronics industry requires new design automation methodologies that allow designers to incorporate high performance integrated circuits into smaller packaging. The aim of this book is to provide current and future techniques and algorithms of high performance multichip modules and other packaging methodologies. Technical papers in this issue cover: design optimization and physical partitioning; global routing/multi-layer assignment; timing-driven interconnection design (timing models, clock and power design); crosstalk, reflection, and simultaneous switching noise minimization; yield optimization; defect area minimization; low-power physical layout; design methodologies. Two tutorial reviews review some of the most significant algorithms previously developed for the placement/partitioning, and signal integrity issues, respectively. The remaining articles review the trend of prime design automation algorithms to solve the above eight problems arisen in MCM and other packages. Full Product DetailsAuthor: Jun Dong Cho (Sungkyunkwan Univ, Korea) , Paul D Franzon (North Carolina State Univ, Usa) , M. SarrafzadehPublisher: World Scientific Publishing Co Pte Ltd Imprint: World Scientific Publishing Co Pte Ltd Volume: 5 ISBN: 9789810223076ISBN 10: 9810223072 Pages: 264 Publication Date: 12 June 1996 Audience: College/higher education , Professional and scholarly , Postgraduate, Research & Scholarly , Professional & Vocational Format: Hardback Publisher's Status: Active Availability: In Print This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us. Table of ContentsReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |
||||