Overview

This book introduces the reader to FPGA based design for RTL synthesis. It describes simple to complex RTL design scenarios using SystemVerilog. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog. It provides practical information on the issues in the RTL design and verification and how to overcome these. It focuses on writing efficient RTL codes using SystemVerilog, covers design for the Xilinx FPGAs and also includes implementable code examples. The contents of this book cover improvement of design performance, assertion based verification, verification planning, and architecture and system testing using FPGAs. The book can be used for classroom teaching or as a supplement in lab work for undergraduate and graduate coursework as well as for professional development and training programs. It will also be of interest to researchers and professionals interested in the RTL design for FPGA and ASIC.

Full Product Details

Author:   Vaibbhav Taraate
Publisher:   Springer Verlag, Singapore
Imprint:   Springer Verlag, Singapore
Edition:   1st ed. 2020
Weight:   0.582kg
ISBN:  

9789811544040

ISBN 10:   9811544042
Pages:   252
Publication Date:   11 June 2020
Audience:   Professional and scholarly ,  Professional & Vocational
Format:   Hardback
Publisher's Status:   Active
Availability:   Manufactured on demand  
We will order this item for you from a manufactured on demand supplier.

Table of Contents

1. Introduction to FPGA design a. Xilinx FPGA architecture and design flow b. Altera FPGA architecture and design flow c. SOC design and flow and use of HDL 2. Introduction to HDL a. VHDL Language and applications b. Verilog Evolution and practical applications c. SystemVerilog and use for design d. SystemVerilog and use for verification 3. Introduction to SystemVerilog i. Data Types ii. Programming model iii. Parameterized model iv. Examples 4. Programming using SystemVerilog a. Operators b. Loops c. Task and functions d. Procedural blocks e. Decision control statements f. Casting using SystemVerilog 5. Combinational design using SystemVerilog a. Adders b. Subtractors c. Multipliers d. Dividers e. MUX f. Demux g. Decoder h. Encoder 6. Sequential design using SystemVerilog a. Latches b. Flip-flops c. Counters i. BCD ii. Binary iii. Gray iv. Johnson v. Ring d. Shift Registers i. SISO ii. PIPO iii. SIPO iv. PISO 7. RTL design using SystemVerilog a. Synthesizable systemverilog constructs b. Interfaces c. Netlist d. Synthesis using SystemVerilog e. Complex Designs using SystemVerilog i. ALU design ii. Parity generators iii. Processor core logic design f. FSM Using SystemVerilog i. Moore machines ii. Mealy machines 8. Verification using SystemVerilog a. Verification architecture b. Verification planning c. Verification Constructs d. Coverage goals e. Case study 9. Design Implementation using FPGA a. 8-bit Processor design using SystemVerilog i. Implementation using FPGA ii. Design verification iii. System Testing Appendix

Reviews

Author Information

"Vaibbhav Taraate is an entrepreneur and mentor at ""Semiconductor Training @ Rs. 1"". He holds a B.E. (Electronics) degree from Shivaji University, Kolhapur in 1995. He completed his M.Tech. (Aerospace Control and Guidance) in 1999 from IIT Bombay. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog and VHDL. He has worked with few multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis/optimization, static timing analysis, system design using microprocessors, high speed VLSI designs, and architecture design of complex SOCs."

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions