|
![]() |
|||
|
||||
OverviewThis volume is the third in a series. It brings together a selection of the best papers from two international electronic design language conferences in 2001. The conferences are the Hardware Description Language Conference (HDLCon) in USA; the Forum on Design Languages (FDL), in Europe. The papers cover a range of topics, including: HDL specification and modelling languages including results from standardisation process: from specialised languages such as VHDL and Verilog to general purpose languages such as C++ (SystemC, SpecC) and Java; Analogue and mixed signal specification and design; System on chip, real time and embedded specifications; Real life experiences in using HDLs; and EDA vendors point of view describing future design tools that tilise HDLs, such as Web design environments, simulation, verification and synthesis tools. The results presented in these papers will help researchers and practising engineers to keep abreast of developments in this rapidly evolving field. Full Product DetailsAuthor: Anne Mignotte , Eugenio Villar , Lynn HorobinPublisher: Springer-Verlag New York Inc. Imprint: Springer-Verlag New York Inc. Edition: Softcover reprint of the original 1st ed. 2002 Dimensions: Width: 15.50cm , Height: 1.50cm , Length: 23.50cm Weight: 0.456kg ISBN: 9781441952813ISBN 10: 1441952810 Pages: 284 Publication Date: 03 December 2010 Audience: Professional and scholarly , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: Out of stock ![]() The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available. Table of ContentsHDL Standardization.- 1. VHDL-2001: What’s new.- 2. Verilog-2001 Behavioral and Synthesis Enhancements.- 3. Advanced ASIC Sign-off Features of IEEE 1076.4-2000 and Standards Updates to Verilog and SDF.- Analog System Modeling and Design.- 4. VHDL-AMS model of a synchronous oscillator including phase noise.- 5. AnalogSL: A C++ Library for Modeling analog power drivers.- 6. Modeling micro-mechanical structures for system simulations.- 7. A Comparison of Mixed-Signal Modeling Approaches.- 8. A unified IP Design Platform for extremely flexible High Performance RF and AMS Macros using Standard Design Tools.- 9. Analogue Filter Synthesis from VHDL-AMS.- System Design Experiences.- 10. Using GNU Make to Automate the Recompile of VHDL SoC Designs.- 11. Wild Blue Yonder: Experiences in Designing an FPGA with State Machines for a Modern Fighter Jet, Using VHDL and DesignBook.- 12. Analysis of Modeling and Simulation Capabilities in SystemC and Ocapi using a Video Filter Design.- 13. The Guidelines and JPEG Encoder Study Case of System-Level Architecture Exploration Using the SpecC Methodology.- 14. Provision and Integration of EDA Web-Services using WSDL-based Markup.- System Verification.- 15. A Mixed C/Verilog Dual-Platform Simulator.- 16. Assertions Targeting a Diverse Set of Verification Tools.- 17. Predicting the Performance of SoC Verification Technologies.- System Specification.- 18. Aspects of object-oriented hardware modeling with SystemC-Plus.- 19. UML for system-level design.- 20. Open PROMOL: An Experimental Language for Target Program Modification.- 21. A system benchmark specification experiment with Esterel/C.- Real-Time Modeling.- 22. Modeling of real-time embedded systems by using SDL.- 23. A framework for specification and verification of timing constraints.-24. A general approach to modeling system-level timing constraints.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |