|
|
|||
|
||||
OverviewCircuits and architectures have become more complex in terms of structure, interconnection topology and data flow. Design correctness has become increasingly significant, as erors in design may result in strenuous debugging or even in the repetition of a costly manufacturing process. Although circuit simulation has been used traditionally and widely as the technique for checking hardware and architectural designs, it does not guarantee the conformity of designs to specifications. Formal methods therefore become vital in guaranteeing the correctness of designs and have thus received a significant amount of attention in the CAD industry. This book presents a formal method for specifying and verifying the correctness of systolic array designs. Such architectures are commonly found in the form of accelerators for digital, signal, image and video processing. These arrays can be quite complicated in topology and data flow. In the book, a formalism called STA is defined for these kinds of dynamic environments with a survey of related techniques. A framework for specification and verification is established. Formal verification techniques to check the correctness of the systolic networks with respect to the algorithmic level specifications are explained. The book also presents a Prolog-based formal design verifier (named VSTA), developed to automate the verification process, as using a general purpose theorem prover is usually extremely time-consuming. Several application examples are included in the book to illustrate how formal techniques and the verifier can be used to automate proofs. Full Product DetailsAuthor: Magdy A Bayoumi (Univ Of Southwestern Louisiana) , Nam Ling (Santa Clara Univ, Usa)Publisher: World Scientific Publishing Co Pte Ltd Imprint: World Scientific Publishing Co Pte Ltd Dimensions: Width: 19.80cm , Height: 1.30cm , Length: 23.00cm Weight: 0.435kg ISBN: 9789810238674ISBN 10: 9810238673 Pages: 128 Publication Date: 31 August 1999 Audience: College/higher education , Professional and scholarly , Undergraduate , Postgraduate, Research & Scholarly Format: Hardback Publisher's Status: Active Availability: Out of stock The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available. Table of ContentsSpecification and verification of systolic arrays - definitions and related work; systolic temporal arithmetic - a formalism; specification and verification framework; specification and verification of systolic arrays - application examples; VSTA - a special purpose formal verifier for systolic designs; verifying the coorectness of a systolic array for LU; decomposition.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |