|
![]() |
|||
|
||||
OverviewExplaining how you can write Verilog to describe chip designs at the RT-level in a manner that co-operates with verification processes, this text focuses on how this co-operation can return an order of magnitude improvement in performance and capacity from tools such as simulation and equivalence checkers. It reduces the labour costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. It also orients the RTL style to provide more useful results from the overall verification process. Full Product DetailsAuthor: Lionel BeningPublisher: Springer Imprint: Springer ISBN: 9781280200458ISBN 10: 1280200456 Pages: 253 Publication Date: 01 January 2000 Audience: General/trade , General Format: Undefined Publisher's Status: Active Availability: Available To Order ![]() We have confirmation that this item is in stock with the supplier. It will be ordered in for you and dispatched immediately. Table of ContentsReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |