|
![]() |
|||
|
||||
OverviewFull Product DetailsAuthor: Takashi Nakada , Hiroshi NakamuraPublisher: Springer Verlag, Japan Imprint: Springer Verlag, Japan Edition: 1st ed. 2017 Dimensions: Width: 15.50cm , Height: 1.30cm , Length: 23.50cm Weight: 3.697kg ISBN: 9784431565031ISBN 10: 4431565035 Pages: 136 Publication Date: 27 January 2017 Audience: Professional and scholarly , Professional & Vocational Format: Hardback Publisher's Status: Active Availability: Manufactured on demand ![]() We will order this item for you from a manufactured on demand supplier. Table of Contents1. Introduction.- 2. Low-power circuit technologies.- 3. Non-volatile memories.- 4. Normally-Off Computing.- 5. Technologies for realizing Normally-Off Computing.- 6. Research and Development of Normally-Off Computing – NEDO Project –.- 7. Related Research & Development.- 8. Conclusion.ReviewsAuthor InformationAbout the Editors Hiroshi Nakamura is a professor in the Department of Information Physics and Computing at The University of Tokyo. He is also the director of the Information Technology Center at The University of Tokyo. He received the Ph.D. degree in electrical engineering from The University of Tokyo in 1990. His research interests are ultra-low-power VLSI design, power-aware computing systems, and high-performance parallel computer systems. He has been an executive committee member of the IEEE/ACM International Symposium on Low-Power Electronics and Design (ISLPED) since 2012 and a steering committee member of the IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA) since 2014. He is leading the Normally-Off Computing project supported by NEDO (New Energy and Industrial Technology Development Organization) and METI (Ministry of Economy, Trade and Industry) of Japan. He is a senior member of IEEE and ACM. Takashi Nakada is an assistant professor in the Department of Information Physics and Computing at The University of Tokyo. He received the Ph.D. degree in electronic and information engineering from Toyohashi University of Technology in 2007. His research interests include power-aware computing systems, processor architecture, and related simulation technologies. He has been a program committee member of the IEEE International Conference on Computer Design (ICCD) since 2015 and was a registration chair of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS2016). He is a member of IEEE and ACM. Tab Content 6Author Website:Countries AvailableAll regions |