Overview

This work provides a state-of-the-art survey of the applications of processor network architectures and of various highly parallel computational methods. Because of the increasing interdependence of the research activities in these major areas of highly parallel computations, it seemed appropriate to produce this reference and study text. The editor believes that the contributions in this work provide a valuable pointer to the research issues in this area. The book consists of several self-contained chapters, each authored by experts who have actually performed the implementations covered in their respective chapters. The authors provide results of their work, which in some cases are as yet unpublished. The book as text and research material is aimed at graduate/postgraduate students and researchers working in the area of highly parallel computations. It can be used by educators at these levels to illustrate the use and methods of parallel computing. Because the mathematical analyses are lucid, it can also serve as a useful reference book for the practitioners in this field.

Full Product Details

Author:   M.P. Bekakos
Publisher:   WIT Press
Imprint:   WIT Press
Volume:   v. 5
ISBN:  

9781853127489

ISBN 10:   1853127485
Pages:   384
Publication Date:   30 April 2000
Audience:   College/higher education ,  Professional and scholarly ,  Postgraduate, Research & Scholarly ,  Professional & Vocational
Format:   Hardback
Publisher's Status:   Active
Availability:   In Print  
This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us.

Table of Contents

Section I: General-purpose parallel computing and metacomputing Cluster computing with message passing interface; Scheduling UET grids with unit communication time delays into unbounded/fixed number of processors; Metacomputing: technology and applications. Section II: Special parallel architectures and systolic application case studies Architectural design of array processors for multi-dimensional discrete fourier transform; Massive parallel processing for matrix multiplication: a systolic approach; Hexagonal systolic arrays for matrix multiplication; Systolic block-Jacobi SVD algorithm for processor meshes; An introduction to processor-time-optimal systolic arrays; Hyper-systolic algorithms with applications in linear algebra and molecular dynamics; Designing processor-time optimal systolic configurations. Section III: Neural algorithms and applications Word recognition system using neural networks; Self-organised evolutionary neural networks: Algorithms and applications.

Reviews

Author Information

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions