Overview

Issues relating to the high-K gate dielectric are among the greatest challenges for the evolving International Technology Roadmap for Semiconductors (ITRS). More than just an historical overview, this book will assess previous and present approaches related to scaling the gate dielectric and their impact, along with the creative directions and forthcoming challenges that will define the future of gate dielectric scaling technology. Topics include: an extensive review of Moore's Law, the classical regime for SiO2 gate dielectrics; the transition to silicon oxynitride gate dielectrics; the transition to high-K gate dielectrics (including the drive towards equivalent oxide thickness in the single-digit nanometer regime); and future directions and issues for ultimate technology generation scaling. The vision, wisdom, and experience of the team of authors will make this book a timely, relevant, and interesting, resource focusing on fundamentals of the 45 nm Technology Generation and beyond.

Full Product Details

Author:   Howard Huff ,  David Gilmer
Publisher:   Springer-Verlag Berlin and Heidelberg GmbH & Co. KG
Imprint:   Springer-Verlag Berlin and Heidelberg GmbH & Co. K
Edition:   Softcover reprint of hardcover 1st ed. 2005
Volume:   16
Dimensions:   Width: 15.50cm , Height: 3.70cm , Length: 23.50cm
Weight:   1.110kg
ISBN:  

9783642059216

ISBN 10:   364205921
Pages:   710
Publication Date:   21 October 2010
Audience:   Professional and scholarly ,  Professional and scholarly ,  Professional & Vocational ,  Professional & Vocational
Format:   Paperback
Publisher's Status:   Active
Availability:   In Print  
This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us.

Table of Contents

Classical Regime for SiO.- Brief Notes on the History of Gate Dielectrics in MOS Devices.- SiO2 Based MOSFETS: Film Growth and Si—SiO2 Interface Properties.- Oxide Reliability Issues.- The Economic Implications of Moore's Law.- Transition to Silicon Oxynitrides.- Gate Dielectric Scaling to 2.0—1.0 nm: SiO2 and Silicon Oxynitride.- Optimal Scaling Methodologies and Transistor Performance.- Silicon Oxynitride Gate Dielectric for Reducing Gate Leakage and Boron Penetration Prior to High-k Gate Dielectric Implementation.- Transition to High-k Gate Dielectrics.- Alternative Dielectrics for Silicon-Based Transistors: Selection Via Multiple Criteria.- Materials Issues for High-k Gate Dielectric Selection and Integration.- Designing Interface Composition and Structure in High Dielectric Constant Gate Stacks.- Electronic Structure of Alternative High-k Dielectrics.- Physicochemical Properties of Selected 4d, 5d, and Rare Earth Metals in Silicon.- High-k Gate Dielectric Deposition Technologies.- Issues in Metal Gate Electrode Selection for Bulk CMOS Devices.- CMOS IC Fabrication Issues for High-k Gate Dielectric and Alternate Electrode Materials.- Characterization and Metrology of Medium Dielectric Constant Gate Dielectric Films.- Electrical Measurement Issues for Alternative Gate Stack Systems.- High-k Gate Dielectric Materials Integrated Circuit Device Design Issues.- Future Directions for Ultimate Scaling Technology Generations.- High-k Crystalline Gate Dielectrics: A Research Perspective.- High-k Crystalline Gate Dielectrics: An IC Manufacturer's Perspective.- Advanced MOS-Devices.

Reviews

Author Information

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions