|
|
|||
|
||||
OverviewThis volume contains the proceedings of the thirdInternational Workshop on Computer Aided Verification, CAV'91, held in Aalborg, Denmark, July 1-4, 1991. The objectiveof this series of workshops is to bring together researchersand practitioners interested in the development and use ofmethods, tools and theories for automatic verification of(finite) state systems. The workshop provides a uniqueopportunity for comparing the numerous verification methodsand associated verification tools, and the extent to whichthey may be utilized in application design. The emphasis isnot only on new research results but also on the applicationof existing results to real verification problems. The papers in the volume areorganized into sections onequivalence checking, model checking, applications, toolsfor process algebras, the state explosion problem, symbolicmodel checking, verification and transformation techniques,higher order logic, partial order approaches, hardwareverification, timed specification and verification, andautomata. Full Product DetailsAuthor: Kim G. Larsen , Arne SkouPublisher: Springer-Verlag Berlin and Heidelberg GmbH & Co. KG Imprint: Springer-Verlag Berlin and Heidelberg GmbH & Co. K Edition: 1992 ed. Volume: 575 Dimensions: Width: 15.50cm , Height: 2.50cm , Length: 23.30cm Weight: 1.560kg ISBN: 9783540551799ISBN 10: 3540551794 Pages: 493 Publication Date: 22 April 1992 Audience: College/higher education , Professional and scholarly , Undergraduate , Postgraduate, Research & Scholarly Format: Paperback Publisher's Status: Active Availability: In Print ![]() This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us. Table of ContentsTaming infinite state spaces.- Silence is golden: Branching bisimilarity is decidable for context-free processes.- Computing distinguishing formulas for branching bisimulation.- Compositional checking of satisfaction.- An action based framework for verifying logical and behavioural properties of concurrent systems.- A linear-time model-checking algorithm for the alternation-free modal mu-calculus.- Automatic temporal verification of buffer systems.- Mechanically checked proofs of kernel specifications.- A top down approach to the formal specification of SCI cache coherence.- Integer programming in the analysis of concurrent systems.- The lotos model of a fault protected system and its verification using a petri net based approach.- Error diagnosis in finite communicating systems.- Temporal precondition verification of design transformations.- PAM: A process algebra manipulator.- The Concurrency Workbench with priorities.- A proof assistant for PSF.- Avoiding state explosion by composition of minimal covering graphs.- On the fly verification of behavioural equivalences and preorders.- Bounded-memory algorithms for verification on-the-fly.- Generating BDDs for symbolic model checking in CCS.- Vectorized symbolic model checking of computation tree logic for sequential machine verification.- Functional extension of symbolic model checking.- An automated proof technique for finite-state machine equivalence.- From data structure to process structure.- Checking for language inclusion using simulation preorders.- A semantic driven method to check the fineteness of CCS processes.- Using the HOL prove assistant for proving the correctness of term rewriting rules reducing terms of sequential behavior.- Mechanizing a proof by induction of process algebra specifications in higher order logic.- A two-level formal verification methodology using HOL and COSMOS.- Efficient algorithms for verification of equivalences for probabilistic processes.- Partial-order model checking: A guide for the perplexed.- Using partial orders for the efficient verification of deadlock freedom and safety properties.- Complexity results for POMSET languages.- Mechanically verifying safety and liveness properties of delay insensitive circuits.- Automating most parts of hardware proofs in HOL.- An overview and synthesis on timed process algebras.- Minimum and maximum delay problems in realtime systems.- Formal verification of speed-dependent asynchronous circuits using symbolic model checking of Branching Time Regular Temporal Logic.- Verifying properties of HMS machine specifications of real-time systems.- A linear time process algebra.- Deciding properties of regular real timed processes.- An algebra of Boolean processes.- Comparing generic state machines.- An automata theoretic approach to Temporal Logic.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |