|
![]() |
|||
|
||||
OverviewThe ARCS series of conferences has over 30 years of tradition reporting hi- quality results in computer architecture and operating systems research. While the conference is proud of its long tradition, it is also proud to represent a - namic, evolving community that closely follows new research trends and topics. Thus, over the last few years, ARCS has evolved towards a strong focus on s- tem aspects of pervasive computing and self-organization techniques (organic and autonomic computing). At the same time it has expanded from its roots as a German Informatics Society (GI/ITG) conference to an international event. This is re?ected by the composition of the TPC which included over 30 renown scientist from 10 di?erent countries. The conference attracted 83 submission from 16 countries across 4 continents. Of those, 20 have been accepted, which amounts to an acceptance rate below 25%. The 20th ARCS event was a special anniversary conference. It is only ?tting that it was held at a special place: the ETH Zurich. It combines one of the leading information technology schools in Europe with a beautiful location. Full Product DetailsAuthor: Paul Lukowicz , Lothar Thiele , Gerhard TrösterPublisher: Springer-Verlag Berlin and Heidelberg GmbH & Co. KG Imprint: Springer-Verlag Berlin and Heidelberg GmbH & Co. K Edition: 2007 ed. Volume: 4415 Dimensions: Width: 15.50cm , Height: 1.60cm , Length: 23.50cm Weight: 0.486kg ISBN: 9783540712671ISBN 10: 3540712674 Pages: 297 Publication Date: 05 March 2007 Audience: College/higher education , Professional and scholarly , Postgraduate, Research & Scholarly , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: Out of stock ![]() The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available. Table of ContentsA Reconfigurable Processor for Forward Error Correction.- FPGA-Accelerated Deletion-Tolerant Coding for Reliable Distributed Storage.- LIRAC: Using Live Range Information to Optimize Memory Access.- Optimized Register Renaming Scheme for Stack-Based x86 Operations.- A Customized Cross-Bar for Data-Shuffling in Domain-Specific SIMD Processors.- Customized Placement for High Performance Embedded Processor Caches.- A Multiprocessor Cache for Massively Parallel SoC Architectures.- Improving Resource Discovery in the Arigatoni Overlay Network.- An Effective Multi-hop Broadcast in Vehicular Ad-Hoc Network.- Functional Knowledge Exchange Within an Intelligent Distributed System.- Architecture for Collaborative Business Items.- Autonomic Management Architecture for Flexible Grid Services Deployment Based on Policies.- Variations and Evaluations of an Adaptive Accrual Failure Detector to Enable Self-healing Properties in Distributed Systems.- Self-organizing Software Components in Distributed Systems.- Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution.- Measurement and Control of Self-organised Behaviour in Robot Swarms.- Autonomous Learning of Load and Traffic Patterns to Improve Cluster Utilization.- Parametric Architecture for Function Calculation Improvement.- Design Space Exploration of Media Processors: A Generic VLIW Architecture and a Parameterized Scheduler.- Modeling of Interconnection Networks in Massively Parallel Processor Architectures.- Invited Talk: Expanding Software Product Families: From Integration to Composition.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |